

Drax 11.6" Schematic

SKL-Y

2016-03-21

REV : A00

DY : None Installed

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

Drax SKL Y


Rev
A00

Date: Monday, March 21, 2016

Sheet 1 of 109

Project code : 4PD06Q010001
PCB P/N : 15250
Revision : A00

Drax 11.6" Block Diagram



CHARGER	
BQ24727RGRR	44
INPUTS	OUTPUTS
19V_DCBATOUT	12V_BT+
SYSTEM DC/DC	
SY8288CRAC SY8286BRAC	
45	
INPUTS	OUTPUTS
19V_DCBATOUT	3D3V_AUX_S5 5V_PWR_2 5V_S5 3D3V_S5
CPU Core Power	
NCP81208MNTXG NCP81381MNTXG *2 SY8288RAC NCP81253MNTB6	
46-50	
INPUTS	OUTPUTS
19V_DCBATOUT	+VCC_CORE +VCCGT 1D0V_S5 +VCCSA
DDR3L SUS	
SY8288RAC APL5338XAI	
51	
INPUTS	OUTPUTS
19V_DCBATOUT	1D35V_S3 0D675V_S0
SYSTEM DC/DC	
APL5930KAI	
53	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S5

PCB LAYER	
L1:Top	L5:Signal
L2:Signal	L6:GND
L3:GND	L7:Signal
L4:Signal	L8:Bottom

<Core Design>

D

C

B

A

Blanking


www.teknisi-indonesia.com

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Reserved	
Size	Document Number		Rev	
A4	Drax SKL Y		A00	
Date: Thursday, March 17, 2016		Sheet	3	of 109



[12] M_A_DQ[63:0] << >> M_A_DQ[63:0]




SSID = CPU

[99] CFG[19:0]



CFG0	G52	CFG[0]
CFG1	F53	CFG[1]
CFG2	J52	CFG[2]
CFG3	H53	CFG[3]
CFG4	H55	CFG[4]
CFG5	D55	CFG[5]
CFG6	C56	CFG[6]
CFG7	F55	CFG[7]
CFG8	D61	CFG[8]
CFG9	G58	CFG[9]
CFG10	D57	CFG[10]
CFG11	F61	CFG[11]
CFG12	J60	CFG[12]
CFG13	J58	CFG[13]
CFG14	H61	CFG[14]
CFG15	H59	CFG[15]
CFG16	J54	CFG[16]
CFG17	G54	CFG[17]
CFG18	G56	CFG[18]
CFG19	J56	CFG[19]



[99] ITP_PMODE

B4	RSVD#B4
B3	RSVD#B3
F3	RSVD#F3
F1	RSVD#F1
L36	RSVD#L36
L38	RSVD#L38
BA19	RSVD#BA19
BB18	RSVD#BB18
BC19	RSVD#BC19
BD18	RSVD#BD18
D49	RSVD#D49
M21	RSVD#M21
L20	RSVD#L20
M19	RSVD#M19
L26	RSVD#L26

SKYLAKE-Y-GP

SKYLAKE_ULX

RSVD_TP#BL64
RSVD_TP#BG47

RSVD_TP#BA17
RSVD_TP#AY18

RSVD#BF18
RSVD#BE19

TP5
TP6

RSVD#R12
RSVD#P13
RSVD#M15
RSVD#L16

RSVD#L18
RSVD#M17

RSVD#AH7
RSVD#K12
RSVD#H12

RSVD#BN3
RSVD#BP3

RSVD#L22
RSVD#M23

TP4

RSVD#AY20
RSVD#BA21

RSVD#BB14

RSVD#M25
RSVD#L24

RSVD#L28
RSVD#M27

TP1
TP2

BL64
BG47

BA17
AY18

BF18
BE19

BA23
AY22

R12
P13
M15
L16

L18
M17

AH7
K12
H12

BN3
BP3

L22
M23

BN1

AY20
BA21

BB14


M25
L24

L28
M27

BJ15
BJ17



PCH strap pin:



DISPLAY PORT PRESENCE STRAP

CFG[4]

0 : ENABLED
AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT
1 : DISABLED
NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT

SKL(#543016):

Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (CFG/RSVD)

Size
A4

Document Number

Drax SKL Y

Rev
A00

Date: Thursday, March 17, 2016

Sheet 6 of 109

SSID = CPU








Table 19-10: SVID Bus Routing Guidelines

Signal	W1 (mm)	W2 (mm)	W3 (mm)	W4 (mm)	W5 (mm)	W6 (mm)	W7 (mm)	W8 (mm)	W9 (mm)	W10 (mm)
VDDQOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	Empty	45	50	50
VDDQIN	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	Empty	45	50	50

Note: For additional information regarding SVID and power management, please refer to Chapter 25, "Power Architecture Guide" in this document.






Table 52-2. Decoupling Requirements for Skylake Y Processor (Sheet 2 of 4)

Domain	Backside Cap	Primary Side Cap	Placement Guideline
VDDQ	1x 0.1 uF 0201		Filter implemented between VDDQ and VDDQ. Capacitor tapped directly to VDDQ first and connect to VDDQ through L (routed as trace). Please refer to Figure 66-6 for details.
VCCSA_DDR	1x 0.1 uF 0201		Place on secondary side, underneath the package. Refer to Note 4 for component placement.
VCCPLL_O	1x 0.1 uF 0201	1x 22 uF 0603	Place as close to the package as possible.
VCCPLL	1x 0.1 uF 0201		Place on secondary side, underneath the package. Please refer to Figure 52-4 below.
VCCST	1x 0.1 uF 0201		Do not route VCCPLL_O closest adjacent layer over any power net other than ground.
VCCSTG	1x 0.1 uF 0201		Place on secondary side, underneath the package. Please refer to Figure 52-5 below.
VCCSTG	1x 0.1 uF 0201		Do not route VCCPLL, VCCST, VCCSTG closest adjacent layer over any power net other than ground.

SSID = CPU



(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω $\pm 1\%$	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k $\pm 5\%$ resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k $\pm 5\%$ resistor	NC

Design Guideline:

Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 $\pm 1\%$ Ω resistor.

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (DISPLAY)			
Size	Document Number	Rev	
A3		A00	
Date: Thursday, March 17, 2016			
Sheet 8 of 109			

SSID = CPU





Table 45-3. Skylake Y Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BP64	NCTFVDDQ	Test Point (TP)	Corner BP64
BN64	NCTFVDDQ	Test Point (TP)	
BP62	NCTFVSS	Test Point (TP)	
BP1	NCTFVSS	Test Point (TP)	Corner BP1
D1	NCTFVSS	Test Point (TP)	Corner A1
A5	NCTFVSS	Test Point (TP)	Corner A64
A64	NCTFVCC	Test Point (TP)	
B64	NCTFVCC	Test Point (TP)	


Note: Refer to Processor EDS for more details on NCTF information.

SSID = CPU

+VCC_CORE 0603 update 22 uf cap *30(6DY)20151021 by PWR SKY



+VCCGT 0603 update 22 uf cap *30(6DY)20151021 by PWR SKY





Decoupling Requirements for SKL Y Processor (Sheet 1 of 4)

Domain	Backside cap	Primary side cap	Placement guideline
VCCGT	12x 0.1uF 0201		Place on secondary side, underneath the package
	40x 0.1uF 0201 (Placeholder)		Refer to Note 2 for component placement
		2x 1uF 0402	Place as close to the package as possible.
		2x 10uF 0402 (Placeholder)	Placement order: Package edge > 0402 1uF caps > 0402 10uF caps > 0805 caps > Power source
		9x 47uF 0805 (6.3V) ¹	
Vcc	20x 0.1uF 0201		Place on secondary side, underneath the package
	12x 0.1uF 0201 (Placeholder)		Refer to Note 3 for component placement
		8x 10uF 0402	Place as close to the package as possible.
		6x 47uF 0805 (6.3V) ¹	Placement order: Package edge > 0402 caps > 0805 caps > Power source
		2x 47uF 0805 (Placeholder)	

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (Power CAP1)			
Size	Document Number	Rev	
A3		A00	
Date: Monday, March 21, 2016		Sheet	10 of 109

SSID = CPU



Decoupling Requirements for Skylake Y Processor (Sheet 2 of 4)

Domain	Backside Cap	Primary Side Cap	Placement Guideline
V _{CCG0}	12x 0.1 uF 0201		Place on secondary side, underneath the package
V _{CCG1}	12x 0.1 uF 0201		Place on secondary side, underneath the package
V _{DDQ}	18x 0.1 uF 0201		Place on secondary side, underneath the package
V _{DDQC}	1x 0.1 uF 0201		Filter implemented between VDDQC and VDDQ. Capacitor tapped directly to VDDQC first and connect to VDDQ through L (routed as trace). Please refer to Figure 66-6 for details.
V _{CCIO}	13x 0.1 uF 0201		Isolation between DDR and display area. Place on secondary side, underneath the package Please refer to Figure 52-1 below
		1x 1 uF 0402	Place as close to the package as possible. Placement order: Package edge > 0402 caps > 0805 caps > Power source
V _{CCSA}	1x 1 uF 0201		Place on secondary side, underneath the package Refer to Note 4 for component placement Please refer to Figure 52-3 below
		4x 22 uF 0603	Place as close to the package as possible


<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (Power CAP2)	
Size	Document Number	Drax SKL Y		Rev
A3				A00
Date:	Monday, March 21, 2016	Sheet	11	of 109

SSID = MEMORY




Place these caps close to VTT1 and VTT2.



DDR3L MD A DECOUPLING

www.teknika.com



©Core Design


(Blanking)

www.teknisi-indonesia.com


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Drax SKL Y		Rev A00
Date:	Monday, March 21, 2016		Sheet 14 of 109

SSID = CPU



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (CSI2/EMMC)			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Monday, March 21, 2016		Sheet 15 of	109

SSID = PCH


USB Table

Pair	Device
1	USB3.0 on MB
2	USB 2.0 on DB
3	USB 2.0 on DB
5	CAMERA
7	CAMERA
9	WLAN

WLAN

Card Reader



HDD







(#543611)
The SATALED# signal is open-collector and requires a weak external pull-up (8.2 kΩ to 10 kΩ) to Vcc3_3.

(#543016) When used as DEVSLP, no external pull-up or pull-down termination required from SATA Host DEVSLP.


<Core Design>





Title			
CPU (LPC/SPI/SMBUS/RTC/CLK)			
Size A2	Document Number		Rev A00
Drax SKL Y			
Date:	Monday, March 21, 2016	Sheet 18 of	109

SSID = PCH



PCH strap pin:



NO REBOOT	
HDA_SPKR	Low = Enable (Default) * High = Disable

The internal pull-down is disabled after PLTRST# deasserts

PCH strap pin:


Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDO	Low = Default * High = Enable

The internal pull-down is disabled after PLTRST# deasserts



<Core Design>

DELL		Wistron Corporation			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
CPU (AUDIO/SDIO)					
Size	Document Number		Rev		
A4	Drax SKL Y		A00		
Date:	Thursday, March 17, 2016		Sheet 19 of 109		



PCH strap pin:

Boot BIOS Strap Bit BBS	
Boot BIOS Destination	* Low = SPI (Default) High = LPC

The internal pull-down is disabled after PLTRST# deasserts


Need double confirm, GPIO table set to GPI if that's needed PH or PL

PCH strap pin:

No Reboot	Sampled at rising edge of PCH_PWROK
GPIO_MOSI / GPP_B18	* 0 = Disable "No Reboot" mode. 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

The signal has a weak internal pull-down.

Memory Down Strap



RAM ID bit order is DRAM_ID2, DRAM_ID1, DRAM_ID0

Vender	RAM ID	Wistron PN	Mfr. PN	Capacity	Freq
Micron	X000	NX80R\$CB	MT41K256M16LY-107:N	2G	1600MHz
Hynix	X001	NX80R\$AB	H5TC4G63CFR-PBA	2G	1600MHz
Micron	X010	NX80R\$CC	MT41K256M16T	2G	1600MHz
Samsung	X011	NX80R\$BD	K4B4G1646E-BYK0	2G	1600MHz
Micron	X100	NX80R\$CB	MT41K256M16LY-107:N	4G	1600MHz
Hynix	X101	NX80R\$AB	H5TC4G63CFR-PBA	4G	1600MHz
Micron	X110	NX80R\$CC	MT41K256M16T	4G	1600MHz
Samsung	X111	NX80R\$BD	K4B4G1646E-BYK0	4G	1600MHz

www.teknisi-indonesia.com

Blanking

<Core Design>

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Drax SKL Y

Rev

A00

Date: Thursday, March 17, 2016

Sheet 22 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			(Reserved)		
Size	Document Number				Rev
A4	Drax SKL Y				A00
Date:	Thursday, March 17, 2016			Sheet 23 of	109



Main Func = SPI Flash



Main Func = RTC



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash/RTC**

Size: A3 Document Number: **Drax SKL Y** Rev: **A00**

Date: Monday, March 21, 2016 Sheet 25 of 109


Audio Codec Chip ALC3246



Power requirement: $\frac{1}{2} \rho A C_D V^3$

DVDD must \geq DVDD_IO_e

+3.3V 1.8V DVDD	+3.3V 1.8V DVDD IO	Result ^o
3.3V/+/-10% ^o	3.3V/+/-10% ^o	support ^o
3.3V/+/-10% ^o	1.8V/+/-5% ^o	support ^o
1.8V/+/-5% ^o	1.8V/+/-5% ^o	support ^o
1.8V/+/-5% ^o	1.5V/+/-5% ^o	support ^o
1.8V/+/-5% ^o	3.3V/+/-10% ^o	Not support ^o



Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Drax SKL Y

Rev
A00

Date: Thursday, March 17, 2016


Sheet 28 of 109

SSID = Audio

Layout Note:


Speaker trace width >40mil @ 2W4ohm speaker power

Speaker




CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-

Universal Jack (Moved to I/O Board)



Delay circuit (JACK_PLUG_DET: on IO Board)



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio IO**

Size: A3 Document Number: **Drax SKLY** Rev: **A00**

Date: Monday, March 21, 2016 Sheet: 29 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Drax SKL Y

Rev
A00

Date: Monday, March 21, 2016

Sheet 30 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title (Reserved)

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Monday, March 21, 2016	Sheet 31 of 109
------------------------------	-----------------

Blanking

www.teknisi-indonesia.com

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)**


Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Monday, March 21, 2016 Sheet 32 of 109


Card Reader IC (PCIe Interface)



SD Card Connector



Co-lay from CPU and Card Reader IC



www.teknisi-indonesia.com

Blanking

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserved)

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Monday, March 21, 2016 Sheet 34 of 109

SSID = USB



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.







Title **USB Power SW**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Monday, March 21, 2016 Sheet 35 of 109




SSID = USB



USB Table

Pair	Device
1	USB2.0 Port3
2	Sensor HUB
3	
4	



www.teknisi-indonesia.com

Blanking

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Drax SKL Y

Rev

A00


Date: Thursday, March 17, 2016

Sheet 38 of 109


Blanking

www.teknisi-indonesia.com


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 39 of	109


ROSA Run Power





Power Good



VCCIO and VCCSTG




ALL SYS PWRGD




MANAGEMENT RAIL POWER GENERATION

VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization.

VCCST




SSID = DS3



Reserve by NON DS3 function 20150413

DS3



DS3

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DS3

Size
B

Document Number

Drax SKL Y

Rev


A00

Date: Monday, March 21, 2016


Sheet 41 of 109

VREF CIRCUITRY


Layout Note:
Place Close DIMMs



Layout Note:
Place Close DIMM2




Layout Note:
Place Close DIMM1



SSID = PWR.Support

Pin Definition: TBD


Layout Note:
PSID Layout width > 25mil



SSID = PWR.Support








Placement: Close to Batt Connector

Batt Connector





SSID = Charger

19V_DCBATOUT PWR_DCBATOUT_5V




Main Func = CPU_CORE





www.teknisi-indonesia.com

Main Func = CPU_CORE



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title NCP81253MN_CPU_VCCSA

Size A3

Document Number



Drax SKL Y

Rev

A00

Date: Tuesday, March 22, 2016

Sheet 50 of 109



Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S1339D15 1D5V

Size
A4

Document Number


Drax SKL Y

Rev
A00


Date: Thursday, March 17, 2016

Sheet 52 of 109

```
SSID = PWR.Plane.Regulator_1p8v
```



APL5930 for 1D8V_S5



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	SYW232 1D8V
-------	--------------------

Size A4	Document Number <i>Drax SKL Y</i>	Rev <i>A00</i>
------------	---	--------------------------

Date: Tuesday, March 22, 2016	Sheet 53 of 109
-------------------------------	-----------------

Blanking

www.teknisi-indonesia.com

<Core Design>











Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			APL5930_1D24V		
Size	Document Number				Rev
A4	Drax SKL Y				A00
Date: Thursday, March 17, 2016		Sheet 54 of		109	

SSID = VIDEO



Panel Conn.




CAMERA POWER



INVERTER POWER



EE note: Never change R5211 to short pad after MP



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

HDMI Level Shifter/Connector			
Size A3	Document Number	Drax SKL Y	Rev A00
Date: Tuesday, March 22, 2016	Sheet 55	of 109	





Blanking

www.teknisi-indonesia.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 56 of	109

SSID = VIDEO



69.50001 911
OBS REASON: Please transfer to down size item 69.48001.081 for cost reduction and good cost down trend

ATA HDMI

5V_S5

5V_HDMI_R_S5

5V_HDMI_S5

AFTP5701

R5705

0R0603-PAD-1-GP-U

F5701

POLYSW-1D1A6V-9-GP-U

For DIODE in case of leakage from HDMI

69.48001.081

(8) CPU1 DP1




SSID = Display Port

Blanking

www.teknisi-indonesia.com

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved) Display Port			
Size	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 58 of	109

SSID = DVI

Blanking


www.teknisi-indonesia.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved) DVI			
Size	Document Number		Rev
	Drax SKL Y		A00
Date: Thursday, March 17, 2016		Sheet 59 of	109



SSID = SATA

SATA HDD Connector



Layout Note :

AC coupling Cap;
place near CONN(<100mils)



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD

Size

Document Number

Drax SKL Y

Rev

A00

Date: Tuesday, March 22, 2016

Sheet 60 of 109

3D3V_S0

1.1A

3D3V_WLAN_S0

R6111

0R0805-PAD-1-GP-U


A00 20160301

C6102 6.2KX-3GP


C6103 6.2KX-3GP

C6104 6.2KX-3GP

SC10 1003V3MX-GP



3D3V WLAN S0	1	FTP6101
CLKREQ_PCIE#3	1	FTP6102
WIFI_RF_EN	1	TP6103
PLT_RST#	1	TP6104
BT_RADIO_DIS#	1	FTP6105
USB_CON_PP9	1	FTP6106
USB_CON_PN9	1	FTP6107



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size	Document Number	Rev
	Drax SKL Y	A00
Date:	Tuesday, March 22, 2016	Sheet 61 of 109

SSID = WWAN

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved) WWAN

Size

Document Number

Drax SKL Y

Rev

A00

Date: Thursday, March 17, 2016

Sheet 62 of 109

SSID = SSD-NGFF

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

eMMC

Size
A4

Document Number

Drax SKL Y

Rev
A00

Date: Thursday, March 17, 2016

Sheet 63 of 109

SSID = LED / PWRBTN

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LED / PWRBTN

Size

A4

Document Number

Drax SKL Y

Rev

A00


Date: Thursday, March 17, 2016

Sheet 64 of 109

Main Func = KB



Main Func = TPAD

[24] KROW[0..7] >>>
[24] KCOL[0..16] <<<




PIN#	SIGNAL
1	Diag_Loop-GPIO_I (TPC)
2	KSI [7] = KBD S8
3	KSI [6] = KBD S7
4	KSI [4] = KBD S5
5	KSI [2] = KBD S3
6	KSI [5] = KBD S6
7	KSI [1] = KBD S2
8	KSI [3] = KBD S4
9	KSI [0] = KBD S1
10	KSO [5] = KBD D6
11	KSO [4] = KBD D5
12	KSO [7] = KBD D8
13	KSO [6] = KBD D7
14	KSO [8] = KBD D9
15	KSO [3] = KBD D4
16	KSO [1] = KBD D2
17	KSO [2] = KBD D3
18	KSO [0] = KBD D1
19	KSO [12] = KBD D13
20	KSO [16] = KBD D17
21	KSO [15] = KBD D16
22	KSO [13] = KBD D14
23	KSO [14] = KBD D15
24	KSO [9] = KBD D10
25	KSO [11] = KBD D12
26	KSO [10] = KBD D11
27	CopsLock LED
28	N/C
29	N/C
30	GND



CAP LED Control
LOW acted from KBC GPIO



TP_VDD Discharge Circuit




Touch Pad Connector




Pin number	Pin name
1	VDD
2	DAT (I2C)
3	CLK (I2C)
4	GND
5	ATTN
6	GPIO
7	DAT (PS2)
8	CLK (PS2)

TP_VDD
TPCLK_C
TPDATA_C
I2C0_SCL_R
I2C0_SDA_R





Need to check if it is Active High or Active Low and check if there is PH on TPAD side.



SENSOR POWER



For Small BD Sensor



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
IO Board CONN

Size A4 Document Number
Drax SKL Y


Date: Tuesday, March 22, 2016 Sheet 66 of 109

Rev
A00


Blanking

www.teknisi-indonesia.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Hall Sensor			
Size	Document Number		Rev
A4	Drax SKL Y		A00
Date: Thursday, March 17, 2016		Sheet 67 of	109

SSID = Debug CONN



20.F1180.010: Dummy Pad with solder mask is ZZ.00PAD.GV1

A00 20160302

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Debug CONN

Size
A4

Document Number

Drax SKL Y

Rev
A00

Date: Thursday, March 17, 2016


Sheet 68 of 109

SSID = Sensor

Blanking

www.teknisi-indonesia.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Sensor		
Size	Document Number	Rev
A4	Drax SKL Y	A00
Date:	Thursday, March 17, 2016	Sheet 69 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)Thunderbolt (1/5)**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 71 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)Thunderbolt (2/5)**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 72 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)Thunderbolt (3/5)**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 73 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)Thunderbolt (4/5)**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 74 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)Thunderbolt (5/5)**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 75 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)GPU (1/5) PEG**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 76 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)GPU (2/5) DIGITAL**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 77 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)GPU (3/5) VRAM**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 78 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)GPU (4/5) GPIO**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 79 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)GPU (5/5) PWR/GND**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 80 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)VRAM1,2 (1/4)**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 81 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)VRAM3,4 (2/4)**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 82 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)VRAM5,6 (3/4)**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 83 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)VRAM7,8 (4/4)**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 84 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserved)VGA_CORE

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 85 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)DISCRETE VGAPOWER**

Size	Document Number Drax SKL Y	Rev A00
------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 86 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Drax SKL Y

Rev
A00

Date: Thursday, March 17, 2016

Sheet 87 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)		
Size	Document Number				Rev
A4	Drax SKL Y				A00
Date: Thursday, March 17, 2016			Sheet	88	of 109

Main Func = UnusedParts

34.34S02.002

SPRING-98-GP
SPR1

Spring

34.41Y19.001

SPRING-12-GP-U1
SPR5

Spring

34.41Y19.001


SPRING-12-GP-U1
SPR6

Spring

34.40X45.101
HS1
STF237R117H67-3-GP



34.40X45.101
HS2
STF237R117H67-3-GP




34.40X45.101
HS3
STF237R117H67-3-GP



34.40X45.101
HS4
STF237R117H67-3-GP



34.4SE26.001
HS5
STF237R117H62-4-GP



ZZ.00PAD.6U1




ZZ.00PAD.7L1



ZZ.00PAD.7L1




ZZ.00PAD.7L1




Main Func = EMICapacitors

19V_DCBATOUT

acoustic nosie




19V_DCBATOUT




RF Reserved

1D35V_S3




Near PR4652

0D675V_S0




Near C1329


+VCC_CORE




+VCCGT



19V_DCBATOUT_LCD




119V_DCBATOUT



EMI Reserved

5V_S0




Near TPAD1

5V_S0



Near SPI252

3D3V_S5_PCH



Near R6509

PWR_DCBATOUT_5V



Near PR4512

3D3V_S5



Near PC4810

RF Reserved

<Core Design>



Title			
UNUSED PARTS/EMI Capacitors			
Size	Document Number	Rev	
A3	Drax SKL Y	A00	
Date:	Tuesday, March 22, 2016	Sheet	89 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)NFC Connector**


Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 90 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved) TPM			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 91 of	109

Blanking

www.teknisi-indonesia.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)Finger Print			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 92 of	109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserved)Express Card

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 93 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)Smart Card Socket		
Size	Document Number				Rev
A4	Drax SKL Y				A00
Date: Thursday, March 17, 2016			Sheet	94	of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)SW GFX eDP**

Size A4	Document Number Drax SKL Y	Rev A00
------------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 95 of 109

SSID = DEBUG PORT

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU XDP	
Size	Document Number	Rev		
A4	Drax SKL Y	A00		
Date: Thursday, March 17, 2016		Sheet	96	of 109

Blanking

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)LAN

Size
A4

Document Number

Drax SKL Y

Rev
A00

Date: Thursday, March 17, 2016

Sheet 97 of 109

Blanking

www.teknisi-indonesia.com

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)LAN SWITCH**


Size	Document Number Drax SKL Y	Rev A00
------	--------------------------------------	-------------------

Date: Thursday, March 17, 2016 Sheet 98 of 109


SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



[illegible]

[illegible]